Daniel Avella Ordonez
Computer Systems Engineer
© 2026 All rights reserved.
Multistage BJT Amplifier Design & Validation
- DescriptionDesigned and analyzed a single-supply multistage BJT amplifier to meet specified gain, bandwidth, and output swing requirements. The design incorporated DC biasing strategies, small-signal modeling, and load-line analysis to ensure proper operation and stability. Cascaded amplifier stages were implemented using current sources and mirrors to achieve target performance, with careful consideration of impedance matching and signal integrity. The system was validated in Multisim through parametric sweeps and corner-case simulations to confirm robustness under varying conditions.
- RolePerformed circuit design from first principles, including bias network calculation, small-signal parameter extraction, and stage-by-stage gain analysis. Developed and simulated the full amplifier in Multisim, conducted systematic parameter sweeps, and verified performance against design specifications. Documented the complete process, including theoretical analysis, simulation results, and design trade-offs, in a formal engineering report.
- ImpactThis project demonstrates the ability to design and validate analog circuits with a strong understanding of transistor-level behavior and system-level performance. It highlights proficiency in translating theoretical circuit analysis into practical designs and verifying them through simulation, reinforcing core skills in analog electronics, signal amplification, and engineering validation methodologies.
Description
Toronto Metropolitan University
March 2025
Designed and validated a multistage BJT amplifier using single-supply biasing, small-signal modeling, and gain/bandwidth optimization. Verified performance through Multisim simulations, parametric sweeps, and corner analysis.